

What is claimed is:

1. An SRAM memory cell comprising:

first and second transfer gate transistors, the first transfer gate transistor having a first source/drain connected to a bit line and the second transfer gate transistor having a first source/drain connected to a complement bit line and each transfer gate transistor having a gate connected to a word line; and

first and second pull-down transistors configured as a storage latch, the first pull-down transistor having a first source/drain connected to a second source/drain of said first transfer gate transistor and the second pull-down transistor having a first source/drain connected to a second source/drain of said second transfer gate transistor, both first and second pull-down transistors having a second source/drain connected to a power supply voltage node;

wherein the first and second transfer gate transistors each include a gate oxide layer having a first thickness, the first and second pull-down transistors each include a gate oxide layer having a second thickness, and the first thickness is different from the second thickness.

2. The SRAM memory cell of claim 1, wherein the first thickness is thicker than the second thickness.

3. The SRAM memory cell of claim 2, wherein the first thickness is greater than two times the second thickness.

4. The SRAM memory cell of claim 1, wherein the first and second thicknesses are determined as follows:

$$RATIO \leq \frac{TOX_{tg}}{TOX_{pd}} \frac{W_{pd}/L_{pd}}{W_{tg}/L_{tg}} \frac{VCC-Vt_{tg}}{VCC-Vt_{pd}}$$

4 where $RATIO$ is the desired ratio of the transfer gate
5 transistors and the pull-down transistors, Tox_{tg} is the gate
6 oxide thickness of the transfer gate transistor, Tox_{pd} is
7 the gate oxide thickness of the pull-down transistor, W_{pd} is
8 width of the pull-down transistor, L_{pd} is the length of the
9 pull-down transistor, W_{tg} is the width of the transfer gate
10 transistor, L_{tg} is the length of the transfer gate
11 transistor, Vt_{tg} is the threshold voltage of the transfer
12 gate transistor, and Vt_{pd} is the threshold voltage of the
13 pull-down transistor.

1 5. The SRAM memory cell of claim 4, wherein $RATIO$ is
2 equal to 2.6.

1 6. A method for fabricating two transistors in a
2 semiconductor device comprising:

3 forming a first transistor having a first gate
4 including a gate oxide layer having a first thickness; and

5 forming a second transistor having a second gate
6 including a gate oxide layer having a second thickness,
7 wherein the second thickness is greater than the first
8 thickness.

1 7. The method of claim 6, wherein said step of forming a
2 second transistor comprises:

3 forming a gate oxide over a substrate in a region of
4 the second transistor when the first gate is formed,
5 wherein the gate oxide layer in region of the second
6 transistor initially has a first thickness;

7 thereafter, depositing a protective layer over the
8 semiconductor device;

9 opening a window in the protective layer over the
10 region of the second transistor;

11 etching away the gate oxide in the window to expose
12 the substrate; and

13. A semiconductor circuit comprising:

a first transistor having a first gate including a gate oxide layer having a first thickness; and

a second transistor having a second gate including a gate oxide layer having a second thickness, wherein the second thickness is greater than the first thickness.

14. The semiconductor circuit of claim 13, wherein the first transistor is a pull-down transistor in an SRAM memory cell.

15. The semiconductor circuit of claim 14, wherein the second transistor is a transfer gate transistor in the SRAM memory cell.

16. The semiconductor circuit of claim 15, wherein the gate oxide thickness of the pull-down transistor and a transfer gate transistor in the SRAM memory cell are selected using the following:

TISOX

$$\text{RATIO} \leq \frac{\text{Tox}_{tg} \frac{W_{pd}}{L_{pd}} \frac{V_{CC} - V_{t_{tg}}}{V_{CC} - V_{t_{pd}}}}{\text{Tox}_{pd} \frac{W_{tg}}{L_{tg}}}$$

where RATIO is the desired ratio of the transfer gate transistors and the pull-down transistors, Tox_{tg} is the gate oxide thickness of the transfer gate transistor, Tox_{pd} is the gate oxide thickness of the pull-down transistor, W_{pd} is width of the pull-down transistor, L_{pd} is the length of the pull-down transistor, W_{tg} is the width of the transfer gate transistor, L_{tg} is the length of the transfer gate transistor, $V_{t_{tg}}$ is the threshold voltage of the transfer gate transistor, and $V_{t_{pd}}$ is the threshold voltage of the pull-down transistor.

17. The semiconductor circuit of claim 16, wherein RATIO is at least 2.6.

1 11 18. The semiconductor circuit of claim ~~17~~¹⁰, wherein the
2 pull-down transistor is an n-channel field effect devices.

1 12 19. The semiconductor circuit of claim ~~18~~¹⁰, wherein the
2 transfer gate transistor is an n-channel field effect
3 device.

13 forming a gate oxide on the exposed substrate until a
14 gate oxide layer of the second thickness is reached.

1 8. The method of claim 7, wherein said step of forming a
2 second transistor comprises:

3 forming a gate oxide layer over a substrate in a
4 region of the second transistor when the first gate is
5 formed, wherein the gate oxide layer in the second gate has
6 a thickness equal to the first thickness; and

7 forming additional gate oxide on the gate oxide layer
8 in the region of the second transistor until the gate oxide
9 layer, in the region of the second transistor reaches the
10 second thickness.

1 9. The method of claim 4, wherein the step of forming a
2 first transistor comprises forming a pull-down transistor
3 in an SRAM memory cell.

1 10. The method of claim 9, wherein the step of forming a
2 second transistor comprises forming a transfer gate
3 transistor in the SRAM memory cell.

1 11. The method of claim 10, wherein the steps of forming
2 a pull-down transistor and a transfer gate transistor in
3 the SRAM memory cell comprises forming the transistors to
4 achieve a resistivity ratio as follows:

$$RATIO \leq \frac{Tox_{tg} \frac{W_{pd}}{L_{pd}} \frac{VCC - Vt_{tg}}{VCC - Vt_{pd}}}{Tox_{pd} \frac{W_{tg}}{L_{tg}}}$$

5
6 where RATIO is the desired ratio of the transfer gate
7 transistors and the pull-down transistors, Tox_{tg} is the gate
8 oxide thickness of the transfer gate transistor, Tox_{pd} is
9 the gate oxide thickness of the pull-down transistor, W_{pd} is
10 width of the pull-down transistor, L_{pd} is the length of the
11 pull-down transistor, W_{tg} is the width of the transfer gate
12 transistor, L_{tg} is the length of the transfer gate
13 transistor, Vt_{tg} is the threshold voltage of the transfer

14 gate transistor, and $V_{t_{pd}}$ is the threshold voltage of the
15 pull-down transistor.

1 12. The method of claim 11, wherein the step of forming
2 the transistors includes using a ~~RATIO~~ equal to at least
3 2.6.